


# DUAL 4-BIT ADDRESSABLE LATCH

The MC54/74F256 dual addressable latch has four distinct modes of operation which are selectable by controlling the Clear and Enable inputs (see Function Table). In the addressable latch mode, data at the Data (D) inputs is written into the addressed latches. The addressed latches will follow the Data input with all unaddressed latches remaining in their previous states.

In the memory mode, all latches remain in their previous states and are unaffected by the Data or Address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable should be held HIGH (inactive) while the address lines are changing. In the dual 1-of-4 decoding or demultiplexing mode ( $\overline{\text{MR}} = \overline{\text{E}} = \text{LOW}$ ), addressed outputs will follow the level of the D inputs with all other outputs LOW. In the clear mode, all outputs are LOW and uneffected by the Address and Data inputs.

- Combines Dual Demultiplexer and 8-Bit Latch
- Serial-to-Parallel Capability
- Output from Each Storage Bit Available
- Random (Addressable) Data Entry
- · Easily Expandable
- Common Clear Input
- Useful as Dual 1-of-4 Active HIGH Decoder

#### **CONNECTION DIAGRAM**



#### **FUNCTION TABLE**


	Inputs				Outputs				
Operating Mode	MR	Ē	D	Α <sub>0</sub>	A <sub>1</sub>	Q <sub>0</sub>	Q <sub>1</sub>	$Q_2$	$Q_3$
Master Reset	L	Н	Χ	Х	Х	L	L	L	L
Demultiplex (Active HIGH Decoder when D = H)	L L L	L L L	d d d	L H L H	L H H	Q=d L L L	L Q=d L L	L L Q=d L	L L L Q=d
Store (Do Nothing)	Н	Н	Χ	Х	Х	90	91	q <sub>2</sub>	q <sub>3</sub>
Addressable Latch	HHHH	L L L	d d d	L H L H	L H H	Q=d q0 q0 q0	91 Q=d 91 91	q2 q2 Q=d q2	q3 q3 q3 Q=d


- H = HIGH Voltage Level Steady State
- L = LOW Voltage Level Steady State
- X = Immaterial
- d = HIGH or LOW Data one setup time prior to the LOW-to-HIGH Enable transition.
- q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.

# MC54/74F256

#### DUAL 4-BIT ADDRESSABLE LATCH


**FAST™ SCHOTTKY TTL** 





# MC54/74F256

### **LOGIC DIAGRAM**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	54, 74	4.5	5.0	5.5	V
TA	Operating Ambient Temperature Bongs	54	<b>-</b> 55	25	125	· °C
	Operating Ambient Temperature Range	74	0	25	70	
loн	Output Current — High	54, 74			-1.0	mA
loL	Output Current — Low	54, 74			20	mA

# MC54/74F256

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits					
Symbol	Parameter		Min	Тур	Max	Unit	Test Co	onditions
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	t HIGH Voltage
$V_{IL}$	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$	
\/a	VOH Output HIGH Voltage		2.5			V	$I_{OL} = -1.0 \text{ mA}$	V <sub>CC</sub> = MIN
VOH			2.7			V	$I_{OL} = -1.0 \text{ mA}$	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN
l	I I I I I I I I I I I I I I I I I I I				20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
ΉΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_{IN} = 7.0 V$	
I <sub>IL</sub>	Input LOW Current				-0.6	mA	$V_{CC} = MAX$ , $V_{IN} = 0.5 V$	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
	Power Supply Current Total, Output HIGH Total, Output LOW				42	mA	V <sub>CC</sub> = MAX	
ICC					60	mA	V <sub>CC</sub> = MAX	

#### NOTES:

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>2.</sup> Not more than one output should be shorted at a time, nor for more than 1 second.

# MC54/74F256

### **AC CHARACTERISTICS**

		54/74F		5	54F		ŀF	
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF		$T_A = -55 \text{ to } +125^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V} \pm 10\%$ $C_L = 50 \text{ pF}$		T <sub>A</sub> = 0 to 70°C V <sub>CC</sub> = 5.0 V ± 5% C <sub>L</sub> = 50 pF		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay E to Q <sub>n</sub>	4.0 3.0	10.5 7.0	4.0 3.0	13 8.5	4.0 3.0	12 7.5	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay D <sub>n</sub> to Q <sub>n</sub>	3.5 3.0	9.0 7.0	3.5 2.5	11.5 8.5	3.5 2.5	10 7.5	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay A <sub>n</sub> to Q <sub>n</sub>	3.5 4.0	14 9.5	3.5 4.0	15.5 11	3.5 4.0	14.5 10	ns
<sup>t</sup> PHL	Propagation Delay MR to Q <sub>n</sub>	5.0	9.0	4.5	11.5	4.5	10	ns

### **AC OPERATING REQUIREMENTS**

		54/74F		54F		74F		
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V		T <sub>A</sub> = -55 to +125°C V <sub>CC</sub> = 5.0 V ±10%		T <sub>A</sub> = 0 to 70°C V <sub>CC</sub> = 5.0 V ± 5%		Unit
Symbol	Parameter	Min Max		Min	Max	Min	Max	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW D <sub>n</sub> to E	4.0 4.0		5.0 5.0		4.0 4.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW $D_n$ to $\overline{E}$	2.0 2.0		2.0 2.0		2.0 2.0		ns
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW A to $\overline{E}^{(a)}$	4.0 4.0		4.0 4.0		4.0 4.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time HIGH or LOW A to $\overline{E}^{(b)}$	0 0		0 0		0 0		ns
t <sub>W</sub>	E Pulse Width	4.0		4.0		4.0		ns
t <sub>W</sub>	MR Pulse Width	4.0		4.0		4.0		ns

### NOTES:

<sup>1.</sup> The Address to Enable setup time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.

<sup>2.</sup> The Address to Enable hold time is the time after the LOW-to-HIGH Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.